This paper describes an 18-GHz coupled VCO array for low jitter and low phase deviation clock distribution. To reduce the skew, jitter and power consumption associated with clock distribution, the clock is generated by a one-dimensional VCO array in which the oscillating nodes of adjacent VCOs are directly connected with wires. The effects of the wire length and number of unit VCOs in the array are discussed. Both 4-unit and a 2-unit VCO arrays for delivering a clock signal to a 16:1 multiplexor were designed and fabricated in a 90-nm CMOS process. The frequency range of the 4-unit VCO array was 16 GHz to 18.5 GHz while each unit VCO consumed 2 mA.
Introduction
As the performance of servers and telecommunication equipment increases, the demand for higher data rates for the communication channels connecting these equipment is also increasing. For example, high-end servers are expected to require aggregate input/output (I/O) bandwidth of 10 Tb/s by 2010 ( Fig. 1 ) [1] . Use of multi-channel I/Os where each channel performs very high rate serial communication is needed to meet this requirement. For example, to achieve the 10-Tb/s bandwidth, as many as 250 I/O channels are needed even at 40 Gb/s per channel.
For multi-gigabit, multi-channel applications [2] - [4] , clock signals having a frequency of several tens of gigahertz have to be distributed with low skew and jitter. Usually transceivers are arranged to form a one-dimensional array to achieve multi-channel capability, and the clock signal is delivered to each unit transceiver from a clock-generator circuit on the IC. In some applications that use multiple channels to deliver a single data stream, there are cases where a mechanism to measure and adjust the inter-channel skew is not available. The allowable clock skew between transmitter channels then becomes only a fraction of 1 UI (e.g. 0.1 UI). Thus, in such a case, multi-channel 40 Gb/s transmitters would need a clock skew less than ±2.5 ps and the clock distribution circuit should be designed to meet this requirement.
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a) E-mail: shibasaki@kuro.elec.keio.ac.jp DOI: 10.1093/ietele/e90-c. 4 .811 In 40-Gb/s transceivers recently reported [5] - [9] , the clock frequency used at the front-end was 20 GHz. The high frequency clock should be delivered over a relatively large distance (e.g., 300 µm) since the size of the transceiver circuit increases because on-chip inductors are used to enhance the circuit bandwidth. It is not easy for traditional clock buffers to achieve a sufficient bandwidth for this frequency range without sacrificing skew, jitter and power overhead.
In microprocessors, a tree structure [10] - [12] is widely used for low-skew-clock distribution for frequencies up to 5 GHz [10] . However, for frequencies greater than 20 GHz, the area and power overhead of the clock buffers increase significantly because a buffer with inductive peaking is needed to achieve the bandwidth for delivering the clock. Another concern regarding tree structure is jitter accumulation due to a long chain of buffers.
A clock distribution circuit using coupled standingwave oscillators [13] operating at 10 GHz was reported. The use of oscillators made this scheme operable at high frequencies. The length of the transmission line that forms the oscillator is on the order of millimeter and fixed by the wavelength of the clock signal on the line, limiting the design flexibility. The amplitude of the clock signal varies over the transmission line due to the standing-wave oscillation. Hence it is not suitable for clock distribution in a multichannel I/O macro in which the performance variation over the channels should be minimized.
For clock frequencies over 10 GHz, a distributed voltage-controlled oscillator (VCO) is promising as a clock generation and distribution circuit. By using LC-tank oscillators, the frequency can be easily extended to a few tens of gigahertz with low phase noise. They could provide mul-tiple clock outputs by distributing the VCOs at the places where the clocks are used. Several types of distributed VCO have been reported, such as 1) a distributed VCO based on a distributed amplifier [14] - [19] , 2) a rotary traveling-wave oscillator [20] , and a linear array of mutually coupled oscillators [21] - [23] . The distributed VCOs and rotary travelingwave oscillators are not appropriate for our target application due to their large area and the inherent phase differences between the unit VCOs. Linear mutual-coupled oscillator arrays, which have been extensively studied in the context of quasi-optical power combining of low-power solidstate devices at millimeter-wave frequencies, have a topology that is suitable for clock distribution in the linear array of transceivers. If the clock phase variation over the entire oscillator array can be made small, the topology could be a solution to the clock distribution problem in multi-channel high-speed I/Os. This paper describes a clock distribution circuit that uses multiple VCOs arranged in a one-dimensional array in which the VCOs injection-lock to each other because the output nodes of adjacent VCOs are connected by wires. The proposed circuit has a flexibility of the number of VCOs and VCO spacing, and operates at high frequency and low power.
Section 2 of this paper describes the proposed clock distribution circuit and analysis of the frequency and amplitude of the oscillation in the VCO array. Section 3 shows the simulation results and discusses the effects of mismatches of the VCO parameters. The measurement results of a coupled-VCO array test chip along with an experimental 40 Gb/s transceiver that employs the proposed clock distribution scheme is shown in Sect. 4, followed by the conclusion in Sect. 5.
Clock Distribution Using a Coupled VCO Array

Proposed Scheme
A block diagram of a typical multi-channel transceiver is illustrated in Fig. 2(a) . The unit transceivers are arranged in a one-dimensional array and the clock is delivered from the Phase-Locked Loop (PLL) over the transceiver array. The PLL is usually placed at the center of the array and the clock signal is sent out through the clock buffer.
In the proposed scheme, the clock generation and distribution is done by using a coupled VCO array that spans the entire transceiver block (Fig. 2(b) ). The VCOs form an injection-locked one-dimensional array due to the connection between the output nodes of adjacent VCOs. The same frequency control voltage for is supplied to all the VCOs from the PLL. Due to the injection locking, the unit VCOs oscillate in phase and thereby the clock is distributed to the each channel with a low skew.
The distance between units and the number of units depend on the application. A typical number of the channel ranges from 4 to 16, and the pitch of the unit transceiver 300 µm to 600 µm. These factors affect the amplitude and skew variation over the channel, as will be shown in the next section.
Analysis of Coupled Oscillators
In the following analysis, signals are treated as single-ended entities though the actual circuit implementation uses differential topologies. Note that one of the complementary signals is explicitly used in the analysis and the circuit parameters such as capacitance and inductance are defined for the corresponding half circuits.
A coupled oscillator in which two LC-tank VCOs are connected by a wire (Fig. 3) is analyzed before analyzing the multi-unit coupled VCO. The wire is modeled as an inductor connected with a resistor in series. The wire inductance is L L and the resistance is R L . We assume that the value of R L can be neglected compared to ω 0 L L , where ω 0 is the VCO oscillation frequency. This condition holds roughly true for frequencies around 20 GHz if the wire uses the lowresistance metal layer used in the VCO inductor layer, be- First, we analyze the case where two oscillators have identical free-running frequency ω and amplitude A. Each VCO is modeled as a parallel LC tank loaded with load conductance G and negative conductance −G d (Fig. 4) . The current source I in j,i represents the sum of the currents injected from the neighboring VCO. Under the assumption of slowly varying amplitude and phase, the circuit equation becomes that of a forced sinusoidal Van der Pol model as [21] .
Here I i is the current flowing through the load conductance, G, of VCOi, ω 0 is the resonant frequency of the tank, κ is the coupling coefficient between the VCOs, and Q is the quality factor of the LC tank. The resonant frequency ω 0 and the value of Q is given by
Since the voltage across tank i is I i /G, κ is equal to
where Z L is the impedance of the wire. In the steady state in which oscillation takes place with an angular frequency ω, the value of κ is given by
In (1a), a simple Van der Pol nonlinearity is assumed, which leads to sinusoidal oscillations:
where I 0 is the free-running oscillation amplitude and µ is a dimensionless nonlinearity parameter for the oscillator [21] . By writing
(1a) becomes
Equation (8a) has an in-phase-mode solution I c in which the two VCOs oscillate at the identical frequency and phase. When only the in-phase mode has a non-zero solution, it should be given as
where I 0 is the free-running amplitude of the oscillation. Equation (8b) represents an out-of-phase mode I d , in which the VCOs oscillate at the same frequency but with180
• different phases. The out-of-phase mode Eq. (8b) is rewritten as
where
Here, Q L is the quality factor of the wire connecting the two VCOs. If α < 0, the out-of-phase mode I d decays with time and thus only the in-phase mode with the free-running amplitude and frequency equal to those of the isolated VCO exists in the steady state. The condition for α < 0 is obtained from (11a) as
Note that the value of G d varies depending on the out-ofphase oscillation amplitude I d , and increases for smaller I d .
To guarantee that the out-of-oscillation decays to zero, we should have
Equation (13) is further rewritten by using the wire length l wire , the inductance and resistance per unit wire length L 0 and R 0 :
The condition (14) can always be satisfied if one makes the length of the wire l wire small enough, which is intuitively clear because the two VCOs become a single VCO in the assymptotic limit where. l wire → 0. If the length of the wire is comparable to the wavelength in the wire, the analysis based on a lumped circuit model for the coupling impedance may not be accurate. For a loose coupled case where the coupling is made using a transmission line with a matched series resistor, there exits an in-phase oscillation for βl wire = 0, 2π, and an out-of-phase oscillation for βl wire = π, where βl wire is the electrical length of the coupling-transmission line [23] . Though the upper limit of the wire where we have in-phase mode to out-ofphase transition between for βl wire = 0 and for βl wire = π was not given in [23] , the value should be somewhere between 0 and π. Thus we use βl wire ≈ π/2 as a rough estimation.
We simulated the oscillation of the coupled oscillator shown in Fig. 3 using SPICE. The negative conductance was implemented with a pMOS and an nMOS cross-coupled differential pair. The size of the transistor were W p /L p = 80 µm/90 nm and W n /L n = 64 µm/90 nm. The value of the LC-tank parameters and coupling wire are:
19 Ω. Figure 5 shows the decay of the phase difference between the two oscillators over time, with an initial voltage pulse applied to one of the unit VCOs.
Next, we introduce small device mismatches to the two VCOs ( Fig. 3 : two different VCOs). The circuit equations become
where the parameters with suffix i are related to VCOi (i = 1, 2). We assume that the VCOs may have slightly different free-running frequencies, but the load conductance G, freerunning amplitude I 0 , and Q-factors are all the same to first order. We assume that the condition (12) holds true before the introduction of the device mismatches. We also assume that the coupling is strong and the device mismatches are small so that the deviation of the oscillation amplitudes from the free-running value is small. We will soon show the con- dition for the coupling strength so that the deviation from the free-running solution is small. Also, it should be noted that a strong coupling does not necessarily mean a strong injection. As shown later, in our case of mutual injection, the amount of the injection becomes indeed small when the coupling is strong.
The assumption of small amplitude deviation from the free-running state leads to
Since Q > 1, one sees from (16) that
This allows one to approximate (15) as
Since the deviation from the free-running oscillation is small in a strong-coupling case, we write I 1 and I 2 as the sum of the unperturbed in-phase mode oscillation with the freerunning amplitude of I 0 and a small perturbation δI as
where ω is the oscillation frequency of the coupled VCO. By substituting (19) into (18), we have
Taking the sum of (20a) and (20b) and neglecting the second-order perturbation terms, we obtain the value of ω as
Taking the difference of (20a) and (20b) gives
The value of δI is small, or |δI/I 0 | 1 if the condition
is satisfied. For a strong coupling coefficient that meets (23), the assumption of small deviation from the free-running oscillation is valid. Substituting (5) into (22) and approximating Q = 1/(GωL) leads to
When we can neglect R L compared to jωL L , (24) is further approximated as
Equation (25) gives a real value for δI/I 0 . Thus, under the approximation of R L ωL L , the two VCOs oscillate at the same phase with the amplitudes different by ∆I, which is obtained from (25) as
Due to the amplitude difference, the two VCOs inject currents into each other through the coupling wire so that they oscillate at the same frequency. It should be noted that the amount of injection and the frequency difference between the isolated and coupled VCOs satisfies Adler's equation [24] :
Here the injection frequency ω in j, j is equal to the oscillation frequency of the coupled oscillator, ω, and ∆θ in j,i the phase angle between the injected current and the VCOi's oscillation current. To show that (27) is satisfied, we first calculate the injection term I in j /I 0 due to the amplitude difference of 2δI by using (15b) and (22):
By using (29) and (21), we get
The value of ∆ω max and ∆θ in j given by (30) satisfy Adler's equation (27) . Note that ∆θ in j, j = +π/2 or −π/2 regardless the ratio of R L and L L . This is a consequence of the strong coupling; as shown in (22) the strong coupling produces an amplitude difference that is inversely proportional to the coupling coefficient κ, thereby generating an injection term independent of the value of κ as shown in (29). The injection angle ∆θ in j is always +π/2 or −π/2 and the injection amplitude and angle satisfy Adler's equation. It should be noted that the injection angle is different from the phase difference between the VCOs. For purely resistive coupling, the complex oscillation amplitudes differ by a small pure imaginary value, and thus the VCOs oscillate at the same absolute amplitude but with a slight phase difference ( Fig. 6(a) ). For mostly inductive coupling where ωL L R L holds, the oscillations take place with the same phase but with a small amplitude difference (Fig. 6(b) ). In both cases and also for any impedance that satisfies the strong-coupling condition of (23), the injection angle is +π/2 or −π/2. SPICE simulated waveform of the coupled oscillator where the free-running frequency of each unit VCO is different, is shown in Fig. 7 . The resonant frequency of the VCO2 is higher than that of the VCO1. The oscillating signal is in-phase (∆θ = 0) and the difference of the resonant frequency is compensated by the amplitude difference.
Oscillation Frequency and Amplitude of an Array of VCOs
In this section we analyze the oscillation frequency and amplitude of a one-dimensional array of VCOs. When the length of the wires connecting the units VCOs is short enough, the coupled VCOs behaves as a single lumped VCO, thus the amplitude and phase variations between VCOs can be neglected. When the wire length increases, the wire should be modeled as an RLC line. The oscillation amplitudes and phase of the VCOs could differ due to the finite impedances of the wires. In addition, the loading of the wire makes the oscillation frequency different from that of the unloaded VCO. First, we calculate the free-running frequency of the VCOs in the array, considering the effects of the loading of the wire. We assume that the wires connecting the VCOs satisfy condition (12) , which guarantees that only the inphase mode oscillation takes place in the array. The unloaded VCO is modeled as an RLC tank with a negative conductance connected to it. The middle section of the VCO array has a half-T segment RLC wire model on both ends (Fig. 8) . The free-running oscillating frequency of the VCO section at both edges of the array is higher than the middle section since one side of the wire does not exist at the edge sections. When the resistance of the wire line is neglected, the admittance of each section is given by
Here,
and C are the parallel conductance representing the tank loss, negative conductance provided by the active elements of the VCO, inductance and capacitance of the RLC tank, ω is the angular frequency of the oscillation, L L is the line inductance, and C L is the line capacitance. The oscillation frequency is obtained by equating the imaginary part of the admittance to zero:
Where
1 we obtain the oscillation frequency of the isolated VCO unit with wire loaded as:
The oscillating frequency of the coupled VCO becomes slightly lower than the unloaded unit VCO by the effect of the wire line. Since one side of the wire does not exist at the both ends of the VCO array, the free-running oscillation frequency of the VCOs at the edge becomes:
which is higher than that of the other sections. Next, we calculate the array free-running frequency ω.
For the n-stage VCO array, when the deviation of the oscillation amplitudes from the free-running value is small, the coupled Van der Pol equation can be written as
Note that sum of I in j,i from i = 1 to n is zero from (35b). In the steady state, the oscillation strength I i and the injection term I in j,i is expressed as 
By dividing (37a) by ω i , one obtains
Since the sum of A in j, j from i = 1 to n is zero from (37b), summing (38) from i = 1 to n leads to
Thus, the VCO array oscillation frequency, ω, is calculated from (39) as
The value of ω should be self-consistently solved using (40) and the amplitudes A i . The first-order approximation of ω is obtained by neglecting the variation of A i due to the variation of ω i in the array as
From (41), (33) and (34) we obtain
As the number of VCOs increases, Eq. (42) approaches (33). Next we calculate the oscillation amplitudes A i . For a one-dimensional array of 2 m (m: integer) VCOs (Fig. 9) , the amplitude distribution is symmetric due to the symmetry of the array. Thus it is sufficiant to calculate the amplitudes for half of the array.
The oscillation frequency of the array is slightly higher than the free-running frequency of the VCOs in the middle of the array, due to the smaller capacitive load at the VCOs at both ends. Let A 1 be the amplitude of the unit VCOs closest to the array center, A 2 that of next one, . . . and A m that of the m-th one (Fig. 9) . By substituting the value of A in j obtained from (38) into (37b) one obtains
Note that the oscillation voltages of the middle two oscillators are the same, thus the injection term from the left-side oscillator to the VCO1 becomes zero as shown in the first equation of (43).
Here, A 0 is the free-running amplitude of the VCO. Since we can write ω 1 = ω 2 = . . . = ω m−1 = ω 0 , where ω 0 given by (33), we get from (45):
Where Thus the amplitude of the each unit VCO is calculated as
If the VCOs at the array edges are intentionally loaded with a half-length wire, the free-running frequencies are the same for all the VCOs and equal to that of array oscillation frequency. This will minimize the amplitude variation.
Simulation
The effects of the number of VCO units and the length of the wiring between the units were simulated. Figure 10 shows the simulation model of the clock distribution circuit. The wire line is modeled as a 5 π network (Fig. 11) . The S parameters of the wire were calculated by using the electromagnetic simulator SONNET, and then converted to the RLC model by fitting. The resulting parameters are l L = 0.54 pH/µm, r L = 9.31 mΩ/µm, c L = 0.0836 fF/µm. The unit VCO is shown in Fig. 12 . It has a cross-coupled pMOS and nMOS pair. The inductor is inserted between the differential output nodes. The control voltage changes the capacitance of the varactor. The simulation model is for a 90-nm CMOS process. Figure 13 shows the relationship between the length of the wire connecting the units and oscillating frequency in a 4-unit coupled VCO array. The simulation and the analytical expression match for lengths less than 1.8 mm. When the length is longer than 1.8 mm, the simulation predicts that each unit VCO oscillates out of phase and the frequency rapidly increases, contrary to the analytical model. For the wire length is less than 1.8 mm, all the unit VCOs oscillate with the same phase. For the 8-unit VCO array with the same oscillator configuration, the length of the coupling wire that results in out-of-phase oscillation is 1.2 mm in simulation.
We estimated the upper limit of the wire length that guarantees in-phase oscillation using (14) . The load conductance G was 5.1 mS and the maximum negative conductance G d,max , estimated by finding out the maximum additional load for a sustainable oscillation, was 8.3 mS. The upper limit of the wire length given by (14) is 1050 µm, which is on the same order as what we observed in the simulation (1.2-1.8 mm). The upper-limit length estimated from βl wire ≈ π/2 is 1.14 mm, which is also on the same order of the values obtained by the simulation. Since 1 mm is longer than our target range (less than 600 µm), we focus on the in-phase oscillation and do not discuss the out-of-phase oscillation.
The relationship between the number of unit VCOs and oscillating frequency at a connection wire length of 450-µm per unit is shown is Fig. 14. The simulated oscillating frequency matches the model within 0.1%, and phase of each unit VCO is the same over the entire range. When the number of units is increased, the amplitude of each unit VCO output decreases toward the edge of the VCO array due to the mismatch of the wire loading at the edges. The unit VCO at the center has maximum amplitude and the unit VCO at the side has minimum amplitude. Figure 15 shows the amplitude of each unit VCO in 16-unit and 450-µm length. The calculation deviates from simulation by upto 1% due to the effect of the wire line loss and other parasitic elements that were neglected in the analytical model, but not in the simulation. The difference of the amplitude between the center unit VCO and the edge unit VCO is 12% in 16-unit array and 13.6% in 32-unit array. This mismatch does not cause a significant problem in the target application.
As shown in the previous section, adding dummy stub wire lines to the edges of the VCO array minimizes the amplitude variation in the array. We confirmed by SPICE simulation that the amplitude variation becomes negligibly small by adding half-length stub wires (Fig. 16) to equalize the loading due to the coupling wires for all VCOs. Thus the free-running frequencies of the VCOs in the array become the same. In the steady state, there is no current flowing in the coupling lines and the oscillation amplitudes of the VCOs in the array are the same.
Experimental Results
4-Unit Coupled VCO
We fabricated and tested a 16-18.5 GHz 4-unit coupled VCO. Figure 17 shows the test chip configuration. Figure 18 shows the chip photomicrograph. The size of each unit VCO is 140 µm × 180 µm. The output nodes of each unit VCO are directly connected and the distance between VCOs is 450 µm.
To observe the phases of the clock signals generated by the VCO, the clock signals were mixed with a reference clock supplied from the external signal source. The mixer generated a baseband signal that was observed by using an oscilloscope (Agilent 86107A). The frequency of the reference signal was 100 MHz higher than that of oscillating frequency. Thus the frequency of the baseband signals was 100 MHz. The phase differences between the VCOs were measured by measuring the phase differences of the baseband signals.
We measured the phase difference of the oscillating nodes between the center and the edge by using this technique. The measured baseband signals were identical within the accuracy of the measurement equipment. The clock cycle was 10 nsec and measurement accuracy was 0.01 nsec. The phase difference was less than plus or minus 1.8 degree by considering the measurement error.
The oscillating clocks at two nodes were observed by a spectrum analyzer (Agilent E4440A) and one of the phase noises is shown in Fig. 19 . The phase noise was −97.52 dBc/Hz at 1-MHz offset. There was no dependence of the phase noise value on the output node. There was a fluctuation from 100 kHz offset to 1 MHz offset in the phase noise spectrum. The fluctuation is not due to the coupling of many VCOs, because the phase noise of an isolated unit VCO had the same fluctuation characteristic (Fig. 20) . The phase noise of the VCO array is better than the unit-VCO phase noise, which we measured at −92.61 dBc/Hz at 1-MHz offset.
2-Unit Coupled VCO with Tx and PLL
The proposed clock distribution scheme was tested in a target application, a 40-GHz 16:1 multiplexor (MUX) (Fig. 21) . The test chip consists of a 16:1 MUX and a PLL that feeds a 20 GHz clock to the MUX, which generates 40 Gb/s serial data. A conventional CMOS 20-GHz clock distribution uses buffers, At 20 GHz, buffers need bandwidth enhancement techniques such as inductive peaking. To reduce the size of the peaking inductors, the load impedance of the buffers are chosen to be on the order of 100 ohms. Buffer-based clock distribution uses significant area and power. We propose replacing buffers with a VCO array to reduce the power and area needed for the clock dis- The MUX test chip contains an on-chip 2 31 − 1 PRBS generator for. The PLL and MUX have independent frequency-divider chains so that the both chains are optimized independently. The PRBS generator is driven by the 2.5 GHz clock obtained at the end of the frequency-divider chain in the MUX block. A 20-GHz clock was distributed from the PLL to the MUX block using a VCO array. The PLL and MUX have identical VCOs connected to form a 2-unit coupled VCO. This eliminates the need for 20-GHz clock buffers.
The chip microphotograph of the MUX test chip is shown in Fig. 22 . The PLL is physically separated from the MUX by 600 µm.
Each VCO has an LC tank circuit and a negative conductance element. Both the control voltage from the charge pump, and the differential output nodes of the two VCOs are connected together. The VCOs are phased locked so that the clock frequency provided to the MUX is the same as the output clock frequency of the PLL.
We first confirmed the MUX functionality by feeding an external 20 GHz clock to the 16:1 MUX with the output data generated by the on-chip 2 31 − 1 PRBS generator. The MUX operated at 40-Gb/s as shown in Fig. 23 . The output amplitude was 0.6 V p−p single-ended and the jitter of the eye was 7.3 ps.
A 36.6-Gb/s eye diagram was observed with the 16:1 MUX driven by the output clock of the VCO in the on-chip PLL (Fig. 24) . In addition, the clock generated by the VCO was delivered to the MUX block and divided down all the way to a 2.29 GHz clock signal to drive the PRBS generator. In this measurement, we disabled the PLL control loop and thus the VCO was free-running. The output amplitude was 0.6 V p−p single-ended and the jitter was 14.1 ps. The power consumption of the transmitter was 260 mW at 1.2-V supply.
Conclusion
This paper proposed a clock distribution scheme using a coupled VCO for multi-channel I/Os. The proposed coupled VCO has a one-dimensional array structure, in which the output nodes of adjacent VCOs are connected by wires. The operation of the proposed scheme was demonstrated by a 4-unit coupled VCO and 4-unit coupled VCO with transmitter and PLL in 90-nm CMOS process. The phase noise was −97.52 dBc/Hz at 1-MHz offset. Each unit VCO con-sumes 2 mA from a 1.2-V supply. For 20-GHz clock distribution, the length of the wire can have any value less than about 1000 µm, and the number of VCOs in an array can range from 2 to 32, spanning up to 32 mm. This scheme provides a low phase noise and low phase deviation alternative to buffer-based high-frequency clock distribution.
